for further information contact your local stmicroelectronics sales office. january 2013 doc id 024129 rev 1 1/8 8 EVAL6227QR demonstration board mounting the l6227q dual full-bridge driver data brief features operating supply voltage from 8 to 52 v 2.8 a output peak current (1.4 a dc) r ds(on) 0.73 typ. value @ t j = 25 c operating frequency up to 100 khz non dissipative overcurrent protection dual independent constant t off pwm current controllers slow decay synchronous rectification cross conduction protection thermal shutdown undervoltage lockout integrated fast free wheeling diodes description the l6227q is a dmos dual full-bridge designed for motor control applications, realized in bcd multipower technology. the l6227q features thermal shutdown and a non-dissipative overcurrent protection on the high-side power mosfets plus a diagnostic output that can be easily used to implement the overcurrent protection. the device also includes two independent constant off-time pwm current controllers which perform the chopping regulation. www.st.com
board description EVAL6227QR 2/8 doc id 024129 rev 1 1 board description figure 1. EVAL6227QR demonstration board description table 1. EVAL6227QR electrical specifications (recommended values) parameter value supply voltage range (vs) 8 to 52 vdc output current rating (outx) up to 1.4 a r.m.s. switching frequency up to 100 khz input and enable voltage range 0 to + 5 v voltage reference range (refa, refb) 0 to + 5 v l6227q thermal resistance junction-to-ambient 42 c/w ena in2a in1a diaga sgnd vs out1a out2a out2b out1b in1b in2b diagb enb refb refa pgnd am165 3 9v1
EVAL6227QR board description doc id 024129 rev 1 3/8 table 2. EVAL6227QR pin connections name type function vs power supply bridge a and bridge b power supply pgnd ground power ground terminal in1a logic input bridge a logic input 1 in2a logic input bridge a logic input 2 ena logic input bridge a enable (active high). when low, the power dmoss of bridge a are switched off. in1b logic input bridge b logic input 1 in2b logic input bridge b logic input 2 enb logic input bridge b enable (active high). when low, the power dmoss of bridge b are switched off. diaga open drain output bridge a diagnostic pin. when low, an overcurrent or overtemperature event of bridge a is signaled. diagb open drain output bridge b diagnostic pin. when low, an overcurrent or overtemperature event of bridge b is signaled. sgnd ground signal ground terminal refa analog input bridge a current controller reference voltage refb analog input bridge b current controller reference voltage out1a power output bridge a output 1 out2a power output bridge a output 2 out1b power output bridge b output 1 out2b power output bridge b output 2
board description EVAL6227QR 4/8 doc id 024129 rev 1 figure 2. EVAL6227QR demonstration board schematic in2a in2b in1b ena enb diaga diagb vs sgnd out1a out2a pgnd out1b out2b in1a refa refb sensea senseb l6227q r5 r8 r8 r7 r7 c10 c10 c9 c9 r6 r11 r11 gnd 1 in 1a 27 gnd 21 sensea 29 vboot 17 in 2a 28 vsb 20 rca 30 in 1b 13 vsa 22 vcp 24 rcb 11 enb 16 ena 25 in 2b 14 vref b 15 vref a 26 out1a 31 senseb 12 out1b 9 out2a 23 out2b 19 nc 2 nc 3 nc 4 nc 5 nc 6 nc 7 nc 8 nc 10 nc 18 nc 32 u1 l6227q vfqfpn5x5 u1 l6227q vfqfpn5x5 r10 r10 r1 2 c2 c2 r1 r1 c8 c8 c3 c3 r3 r3 r2 r2 r4 r4 r20 r20 c7 c7 c5 c5 r13 r13 c4 c4 1 2 3 d1 d1 r9 r9 r21 r21 r14 r14 c6 c6 c1 c1 am16540v1
EVAL6227QR board description doc id 024129 rev 1 5/8 figure 3. component placement table 3. EVAL6227QR part list part reference part value part description c1 220 nf/25 v capacitor c2 220 nf/63 v capacitor c3 10 nf/25 v capacitor c4 100 f/63 v capacitor c5, c6 5.6 nf capacitor c7, c10 820 pf capacitor c8, c9 220 nf capacitor d1 bat46sw diode r1, r2, r3, r4, r7, r8, r9, r10 100 k , 5%, 0.25 w resistor r5, r6 100 k , 1%, 0.25 w resistor r11, r13 20 k , 5 %, 0.25 w resistor r12, r14 2 k , 5 %, 0.25 w resistor r20, r21 0.4 , 1 w resistor u1 l6227q dual full-bridge in vfqfpn5x5 3 2 mm 27 mm am16541v1
board description EVAL6227QR 6/8 doc id 024129 rev 1 figure 4. top layer layout figure 5. bottom layer layout am16542v1 am1654 3 v1
EVAL6227QR revision history doc id 024129 rev 1 7/8 2 revision history table 4. document revision history date revision changes 09-jan-2013 1 initial release.
EVAL6227QR 8/8 doc id 024129 rev 1 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unle ss otherwi s e s et forth in s t? s term s and condition s of s ale s t di s claim s any expre ss or implied warranty with re s pect to the u s e and/or s ale of s t product s including without limitation implied warrantie s of merchantability, fitne ss for a particular purpo s e (and their equivalent s under the law s of any juri s diction), or infringement of any patent, copyright or other intellectual property right. unle ss expre ss ly approved in writing by two authorized s t repre s entative s , s t product s are not recommended, authorized or warranted for u s e in military, air craft, s pace, life s aving, or life s u s taining application s , nor in product s or s y s tem s where failure or malfunction may re s ult in per s onal injury, death, or s evere property or environmental damage. s t product s which are not s pecified a s "automotive grade" may only be u s ed in automotive application s at u s er? s own ri s k. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or register ed trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2013 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com
|
